. . . .






FIG.1

FIG.2

1












FIG.5












FIG.10 VDD RWL vss-VDD DBL. ВLj DBL VSS — VDD CSLj, CSLd vss-VDD SLj, DSL vss--DBP VSS φr TIME t0





FIG.1

FIG.12







FIG.13

FIG.14






FIG.15

FIG.16




FIG.17




FIG.18




FIG.19




FIG.20




FIG.21




FIG.22





FIG.23






FIG.25




FIG.26




FIG.27




FIG.28







FIG.29










FIG.33




FIG.34




FIG.35






FIG.36





COLUMN

25

FIG.37




FIG.38

FIG.39 PRIOR ART




FIG.40 PRIOR ART




FIG.41 PRIOR ART




FIG.42 PRIOR ART




FIG.43 PRIOR ART

